NEORV32 Software Framework Documentation
The NEORV32 RISC-V Processor
Loading...
Searching...
No Matches
demo_dual_core_rte Directory Reference

Files

 main.c
 SMP dual-core program to show how to use the RTE on two cores. This example runs the same code on both cores and triggers the timer and software interrupts to showcase dual-core trap handling using the NEORV32 runtime environment (RTE).
 
 spinlock.c
 Single simple spinlock based on atomic memory operations.
 
 spinlock.h
 Single simple spin-lock based on atomic memory operations.