neorv32_twd.h

Go to the documentation of this file.

// ================================================================================ //
// The NEORV32 RISC-V Processor - https://github.com/stnolting/neorv32              //
// Copyright (c) NEORV32 contributors.                                              //
// Copyright (c) Stephan Nolting. All rights reserved.                              //
// Licensed under the BSD-3-Clause license, see LICENSE for details.                //
// SPDX-License-Identifier: BSD-3-Clause                                            //
// ================================================================================ //

 
#ifndef NEORV32_TWD_H
#define NEORV32_TWD_H
 
#include <neorv32.h>
#include <stdint.h>
 
/**********************************************************************/
typedef volatile struct __attribute__((packed,aligned(4))) {
  uint32_t CTRL; 
  uint32_t DATA; 
} neorv32_twd_t;

#define NEORV32_TWD ((neorv32_twd_t*) (NEORV32_TWD_BASE))

enum NEORV32_TWD_CTRL_enum {
  TWD_CTRL_EN           =  0, 
  TWD_CTRL_CLR_RX       =  1, 
  TWD_CTRL_CLR_TX       =  2, 
  TWD_CTRL_FSEL         =  3, 
  TWD_CTRL_DEV_ADDR0    =  4, 
  TWD_CTRL_DEV_ADDR6    = 10, 
  TWD_CTRL_IRQ_RX_AVAIL = 11, 
  TWD_CTRL_IRQ_RX_FULL  = 12, 
  TWD_CTRL_IRQ_TX_EMPTY = 13, 
  TWD_CTRL_IRQ_TX_NFULL = 14, 
  TWD_CTRL_IRQ_COM_BEG  = 15, 
  TWD_CTRL_IRQ_COM_END  = 16, 
  TWD_CTRL_RX_FIFO_LSB  = 17, 
  TWD_CTRL_RX_FIFO_MSB  = 20, 
  TWD_CTRL_TX_FIFO_LSB  = 21, 
  TWD_CTRL_TX_FIFO_MSB  = 24, 
  TWD_CTRL_RX_AVAIL     = 25, 
  TWD_CTRL_RX_FULL      = 26, 
  TWD_CTRL_TX_EMPTY     = 27, 
  TWD_CTRL_TX_FULL      = 28, 
  TWD_CTRL_COM_BEG      = 29, 
  TWD_CTRL_COM_END      = 30, 
  TWD_CTRL_COM          = 31  
};

enum NEORV32_TWD_DATA_enum {
  TWD_DATA_LSB = 0, 
  TWD_DATA_MSB = 7  
};

 
/**********************************************************************/
int     neorv32_twd_available(void);
void    neorv32_twd_setup(int device_addr, int fsel, uint32_t irq_mask);
void    neorv32_twd_irq_config(int enable, uint32_t irq_mask);
int     neorv32_twd_get_rx_fifo_depth(void);
int     neorv32_twd_get_tx_fifo_depth(void);
void    neorv32_twd_clear_rx(void);
void    neorv32_twd_clear_tx(void);
int     neorv32_twd_com_state(void);
int     neorv32_twd_com_started(void);
int     neorv32_twd_com_ended(void);
int     neorv32_twd_rx_available(void);
int     neorv32_twd_rx_full(void);
int     neorv32_twd_tx_empty(void);
int     neorv32_twd_tx_full(void);
void    neorv32_twd_put(uint8_t data);
uint8_t neorv32_twd_get(void);
 
#endif // NEORV32_TWD_H